



AKAI

PORTABLE DVD

Models:
ADP-841
ADP-841M

SERVICE MANUAL

www.akai.ru




Service Manual









1. The System Block Diagram & the Block's Function Description
2. Schematic Circuit Diagram
3. Interconnection Diagram
4. Critical Components List
5. IC Data Sheet & IC Description
6. Service Tools and Equipment






1. The System Block Diagram & the Block's Function Description

DVD System Block










2. Schematic Circuit Diagram




















- 9VIN >> 9VIN
- +3.3V >> +3.3V
- PWD_P >> PWD_P
- PWD_B >> PWD_B
- V18 >> V18
- CTR_TFT >> CTR_TFT
- +5V_TFT >> +5V_TFT
- +7.5V_TFT >> +7.5V_TFT
- +17V_TFT >> +17V_TFT
- 10V_TFT >> -10V_TFT
- GND >> GND
- +3.3V_TFT >> +3.3V_TFT






Pin assignment version 1.5










RNS1 33R4
 ASDATO 1 2 SDATO
 ALRCK 3 4 SLRCK
 ALRCK 5 6 SLRCK
 ACLK 7 8 SACLK









9VIN >> 9VIN
 +3.3V >> +3.3V
 +9V >> +9V
 ASDATO >> ASDATO
 ALRCK >> ALRCK
 ALRCK >> ALRCK
 ACLK >> ACLK

ASPDIF >> ASPDIF
 MUTE_DAC >> MUTE_DAC
 CTR_TFT >> CTR_TFT
 INTTEXT >> INTTEXT
 SVIDEO_Y >> SVIDEO_Y
 SY_TFT >> SY_TFT
 CVBS_TV >> CVBS_TV
 GND >> GND







ROUT+ >> ROUT+
 SEIBTL >> SEIBTL
 LOU+ >> LOU+




INH	B	A	On Switch
0	0	0	Y0 X0
0	0	1	Y1 X1
0	1	0	Y2 X2
0	1	1	Y3 X3
1	X	X	None




0123452 67





VCC==+5.0V (+/-0.3V)
 VDD==+3.3V (+/-0.2V)
 VEE==+7.5V (+/-0.2V)
 VGH==+17V (+/-1.5V)
 VSS==+12V (+/-1.0V)



C

B






A


D

C

B

A






4. Critical Components List

Singing	Appellation
MPS1410	IC
MX29LV800	IC
TPA6011	IC
MT1389DE-B	IC
FN5331	IC
AT5654	IC
MC33202	IC
IR3Y29BM	IC
PVI-1004B/C	IC

5. IC Date Sheet & IC Description



Pin Functions

BS (Pin 1) Bootstrap

This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between V_{SW} and Bootstrap pins to effect a floating supply across the power switch driver. The voltage across C_B is about 5V and is supplied by the internal +5V supply when the V_{SW} pin voltage is low.

V_{IN} (Pin 2) Supply Voltage

The MP1580 operates from a +4.75 to +25V unregulated input. C_{IN} is needed to prevent large voltage spikes from appearing at the input.

V_{SW} (Pin 3) Switch

This connects the inductor to either the V_{IN} through M1 or to GND through M2.

GND (Pin 4) Ground

This pin is the voltage reference for the regulated voltage. For this reason care must be taken in its layout. This node should be placed outside of the D_{SCH} to C_{IN} ground path to prevent switching current spikes to induce voltage noise into the part.

FB (Pin 5) Feedback

An external resistor divider from the output voltage to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillation frequency when the FB voltage is below 650mV.

COMP (Pin 6) Compensation

This node is the output of the transconductance error amplifier and the input to the current comparator. Frequency compensation is done at this node by connecting a series R-C to ground. See the compensation section for exact details.

EN (Pin 7) Enable/UVLO

A voltage greater than 2.495V enables operation. Leave the input unconnected if unused. An Under Voltage Lockout (UVLO) function can be implemented by the addition of a resistor divider from V_{in} to GND. For complete low current shutdown its needs to be less than 0.7V.


SYNC (Pin 8) Synchronization Input

This pin is used to synchronize the internal oscillator frequency to an external source. There is an internal 11kohm pull down resistor to GND hence leave the input unconnected if unused.

Sync Pin Operation.

The Sync pin driving waveform should be a square wave with a rise time of less than 20ns. Minimum Hi voltage level is 2.7V. Low level is less than 0.8V. The frequency of the external Sync signal needs to be greater than 445 kHz.

A rising edge on the Sync pin forces a reset of the oscillator. The the upper DMOS is switched off immediately if it is not already off. 250nS later the upper DMOS turns on connecting V_{sw} to V_{cc} .



MTK



Version 1.

**MT1389B/C
Pin Assignment**

Specifications are subject to change without notice

Abbr. :

SR : Slew Rate

PU : Pull Up

PD : Pull Down

SMT : Schmitt Trigger

2MA~16MA : Output buffer driving strength.

Pin	Main	Alt.	Type	Description
RF Interface (28)				
226	RFGND18		Ground	Analog ground
227	RFVDD18		Power	Analog power 1.8V
250	NC			
251	NC			
252	OSP		Analog output	RF Offset cancellation capacitor connecting
253	OSN		Analog output	RF Offset cancellation capacitor connecting
254	RFGC		Analog output	RF AGC loop capacitor connecting for DVD-ROM
255	IREF		Analog Input	Current reference input. It generates reference current for RF path. Connect an external 15K resistor to this pin and AVSS.
256	AVDD3		Power	Analog power 3.3V
1	AGND		Ground	Analog ground
2	DVDA		Analog Input	AC coupled input path A
3	DVDB		Analog Input	AC coupled input path B
4	DVDC		Analog Input	AC coupled input path C
5	DVDD		Analog Input	AC coupled input path D
6	DVDRFIP		Analog Input	AC coupled DVD RF signal input RFIP
7	DVDRFIN		Analog Input	AC coupled DVD RF signal input RFIN
8	MA		Analog Input	DC coupled main-beam RF signal input A
9	MB		Analog Input	DC coupled main-beam RF signal input B
10	MC		Analog Input	DC coupled main-beam RF signal input C
11	MD		Analog Input	DC coupled main-beam RF signal input D
12	SA		Analog Input	DC coupled sub-beam RF signal input A
13	SB		Analog Input	DC coupled sub-beam RF signal input B
14	SC		Analog Input	DC coupled sub-beam RF signal input C
15	SD		Analog Input	DC coupled sub-beam RF signal input D
16	CDFON		Analog Input	CD focusing error negative input
17	CDFOP		Analog Input	CD focusing error positive input
18	TNI		Analog Input	3 beam satellite PD signal negative input
19	TPI		Analog Input	3 beam satellite PD signal positive input



Pin	Main	Alt.	Type	Description
ALPC (4)				
20	MDI1		Analog Input	Laser power monitor input
21	MDI2		Analog Input	Laser power monitor input
22	LDO2		Analog Output	Laser driver output
23	LDO1		Analog Output	Laser driver output
ADC for SACD (5)				
239	ADCVDD3		Power	Analog 3.3V Power for ADC
240	NC			
241	ADCVSS		Ground	Analog ground for ADC
242	NC			
243	NC			
Reference Voltage (3)				
28	V2REFO		Analog output	Reference voltage 2.8V
29	V20		Analog output	Reference voltage 2.0V
30	VREFO		Analog output	Reference voltage 1.4V
Analog Monitor Output (7)				
24	SVDD3		Power	Analog power 3.3V
25	CSO	RFOP	Analog output	1) Central servo 2) Positive main beam summing output
26	RFLVL	RFON	Analog output	1) RFRP low pass, or 2) Negative main beam summing output
27	SGND		Ground	Analog ground
31	FEO		Analog output	Focus error monitor output
32	TEO		Analog output	Tracking error monitor output
33	TEZISLV		Analog output	TE Slicing Level
Analog Servo Interface (6)				
244	RFVDD3		Power	Analog Power
245	RFRPDC		Analog output	RF ripple detect output
246	RFRPAC		Analog Input	RF ripple detect input(through AC-coupling)
247	HRFZC		Analog Input	High frequency RF ripple zero crossing
248	CRTPLP		Analog output	Defect level filter capacitor connecting
249	RFGND		Ground	Analog Power
RF Data PLL Interface (9)				
230	JITFO		Analog output	The output terminal of RF jitter meter.
231	JITFN		Analog Input	The input terminal of RF jitter meter.
232	PLLSS		Ground	Ground pin for data PLL and related analog circuitry.

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
233	IDACEXP		Analog output	Data PLL DAC Low-pass filter
234	PLLVDD3		Power	Power pin for data PLL and related analog circuitry.
235	LPFON		Analog Output	The negative output of loop filter amplifier
236	LPFIP		Analog Input	The positive input terminal of loop filter amplifier.
237	LPFIN		Analog Input	The negative input terminal of loop filter amplifier.
238	LPFOP		Analog Output	The positive output of loop filter amplifier
Motor and Actuator Driver Interface (10)				
34	OP_OUT		Analog output	Op amp output.
35	OP_INN		Analog input	Op amp negative input
36	OP_INP		Analog input	Op amp positive input
37	DMO		Analog Output	Disk motor control output. PWM output.
38	FMO		Analog Output	Feed motor control. PWM output.
39	TROPENPW M		Analog Output	Tray PWM output / Tray open output.
40	PWMOUT1	V_ADIN9	Analog Output	1) 1 st General PWM output, or 2) Version AD input 9
41	TRO		Analog Output	Tracking servo output. PDM output of tracking servo compensator.
42	FOO		Analog Output	Focus servo output. PDM output of focus servo compensator
47	FG (Diogital pin)	V_ADIN8	LVTTTL 3.3V Input, Schmitt Input, pull up , with analog input path for V_ADIN8	1) Motor Hall sensor input, or 2) Version AD input 8
General Power/Ground (32)				
52,97, 122,152,173, 221	DVDD18		Power	1.8V power pin for internal digital circuitry
43, 85,116,144, 163,216	DVSS		Ground	1.8V Ground pin for internal digital circuitry
46, 73,80,108, 127,141,155, 167,182,212	DVDD3		Power	3.3V power pin for internal digital circuitry
62,94,119, 134,148,161, 223	DVSS		Ground	3.3V Ground pin for internal digital circuitry
204	DVDD3		Power	3.3V power pin Video DAC digital circuitry only
63	APLLCAP		Analog Inout	APLL External Capacitance connection
64	APLLVSS		Ground	Ground pin for audio clock circuitry
65	APLLVDD3		Power	3.3V Power pin for audio clock circuitry
175	NC			



Pin	Main	Alt.	Type	Description
Micro Controller and Flash Interface (48)				
59	HIGHA0		Inout 2~16MA, SR PU	Microcontroller address 8
75	HIGHA1		Inout 2~16MA, SR PU	Microcontroller address 9
74	HIGHA2		Inout 2~16MA, SR PU	Microcontroller address 10
72	HIGHA3		Inout 2~16MA, SR PU	Microcontroller address 11
71	HIGHA4		Inout 2~16MA, SR PU	Microcontroller address 12
70	HIGHA5		Inout 2~16MA, SR PU	Microcontroller address 13
69	HIGHA6		Inout 2~16MA, SR PU	Microcontroller address 14
68	HIGHA7		Inout 2~16MA, SR PU	Microcontroller address 15
91	AD7		Inout 2~16MA, SR	Microcontroller address/data 7
88	AD6		Inout 2~16MA, SR	Microcontroller address/data 6
87	AD5		Inout 2~16MA, SR	Microcontroller address/data 5
86	AD4		Inout 2~16MA, SR	Microcontroller address/data 4
84	AD3		Inout 2~16MA, SR	Microcontroller address/data 3
83	AD2		Inout 2~16MA, SR	Microcontroller address/data 2
82	AD1		Inout 2~16MA, SR	Microcontroller address/data 1
81	AD0		Inout 2~16MA, SR	Microcontroller address/data 0
93	IOA0		Inout 2~16MA, SR PU	Microcontroller address 0 / IO

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
78	IOA1		Inout 2~16MA, SR PU	Microcontroller address 1 / IO
53	IOA2		Inout 2~16MA, SR PU	Microcontroller address 2 / IO
54	IOA3		Inout 2~16MA, SR PU	Microcontroller address 3 / IO
55	IOA4		Inout 2~16MA, SR PU	Microcontroller address 4 / IO
56	IOA5		Inout 2~16MA, SR PU	Microcontroller address 5 / IO
57	IOA6		Inout 2~16MA, SR PU	Microcontroller address 6 / IO
58	IOA7		Inout 2~16MA, SR PU	Microcontroller address 7 / IO
67	A16		Output 2~16MA, SR	Flash address 16
92	A17		Output 2~16MA, SR	Flash address 17
60	IOA18		Inout 2~16MA, SR SMT	Flash address 18 / IO
61	IOA19		Inout 2~16MA, SR SMT	Flash address 19 / IO
76	IOA20		Inout 2~16MA, SR SMT	Flash address 20 / IO
89	IOA21	V_ADINO	Inout 2~16MA, SR SMT	1) Flash address 21 / IO 2) While External FLASH size <= 2MB: I) Version AD input port 0, or II) GPIO
90	ALE		Inout 2~16MA, SR PU, SMT	Microcontroller address latch enable
79	IOOE#		Inout 2~16MA, SR SMT	Flash output enable, active low / IO
66	IOWR#		Inout 2~16MA, SR SMT	Flash write enable, active low / IO

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
77	IOCS#		Inout 2~16MA, SR PU, SMT	Flash chip select, active low / IO
95	UWR#		Inout 2~16MA, SR PU, SMT	Microcontroller write strobe, active low
96	URD#		Inout 2~16MA, SR PU, SMT	Microcontroller read strobe, active low
98	UP1_2		Inout 4MA, SR PU, SMT	Microcontroller port 1-2
99	UP1_3		Inout 4MA, SR PU, SMT	Microcontroller port 1-3
100	UP1_4		Inout 4MA, SR PU, SMT	Microcontroller port 1-4
101	UP1_5		Inout 4MA, SR PU, SMT	Microcontroller port 1-5
102	UP1_6	SCL	Inout 4MA, SR PU, SMT	1) Microcontroller port 1-6 2) I ² C clock pin
103	UP1_7	SDA	Inout 4MA, SR PU, SMT	1) Microcontroller port 1-7 2) I ² C data pin
104	UP3_0	RXD	Inout 4MA, SR PU, SMT	1) Microcontroller port 3-0 2) 8032 RS232 RXD
105	UP3_1	TXD	Inout 4MA, SR PU, SMT	1) Microcontroller port 3-1 2) 8032 RS232 TXD
106	UP3_4	RXD SCL	Inout 4MA, SR PU, SMT	1) Microcontroller port 3-4 2) Hardwired RD232 RXD 3) I ² C clock pin
107	UP3_5	TXD SDA	Inout 4MA, SR PU, SMT	1) Microcontroller port 3-5 2) Hardwired RD232 TXD 3) I ² C data pin
111	IR		Input SMT	IR control signal input
112	INT0#		Inout 2~16MA, SR PU, SMT	Microcontroller external interrupt 0, active low
Audio interface (14)				

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
208	SPMCLK	SCLK0	Inout	1) Audio DAC master clock of SPDIF input 2) While SPDIF input is not used: I) Serial interface port 0 clock pin II) GPIO
209	SPDATA	SDINO	Inout	1) Audio data of SPDIF input 2) While SPDIF input is not used: I) Serial interface port 0 data-in II) GPIO
210	SPLRCK	SDO0	Inout	1) Audio left/right channel clock of SPDIF input 2) While SPDIF input is not used: I) Serial interface port 0 data-out II) GPIO
211	SPBCK	SDCS0 ASDATA5	Inout	1) Audio bit clock of SPDIF input 2) While SPDIF input is not used: I) Serial interface port 0 chip select II) Audio serial data 5 part I : DSD data sub-woofer channel or Microphone output III) GPIO
213	ALRCK		Inout 4MA, PD, SMT	1) Audio left/right channel clock 2) Trap value in power-on reset: I) 1 : use external 373 II) 0 : use internal 373
214	ABCK	Fs64	Output 4MA	1) Audio bit clock 2) Phase de-modulation
215	ACLK		Inout 4MA	Audio DAC master clock
217	ASDATA0		Inout 4MA PD SMT	1) Audio serial data 0 (Front-Left/Front-Right) 2) DSD data left channel 3) Trap value in power-on reset : I) 1 : manufactory test mode II) 0 : normal operation
218	ASDATA1		Inout 4MA PD SMT	1) Audio serial data 1 (Left-Surround/Right-Surround) 2) DSD data right channel 3) Trap value in power-on reset : I) 1 : manufactory test mode II) 0 : normal operation 4) While only 2 channels output: I) GPIO
219	ASDATA2		Inout 4MA PD SMT	1) Audio serial data 2 (Center/LFE) 2) DSD data left surround channel 3) Trap value in power-on reset : I) 1 : manufactory test mode II) 0 : normal operation 4) While only 2 channels output: I) GPIO

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
220	ASDATA3		Inout 4MA PD SMT	1) Audio serial data 3 (Center-back/ Center-left-back/Center-right-back, in 6.1 or 7.1 mode) 2) DSD data right surround channel 3) Trap value in power-on reset : I) 1 : manufactory test mode II) 0 : normal operation 4) While only 2 channels output: I) GPIO
222	ASDATA4	INT1#	Inout 4MA PD SMT	1) Audio serial data 4 (Down-mixed Left/Right) 2) DSD data center channel 3) Trap value in power-on reset : I) 1 : manufactory test mode II) 0 : normal operation 4) While only 2 channels output: I) Microcontroller external interrupt 1 II) GPIO
224	MC_DATA	INT2#	Inout	1) Microphone serial input 2) While not support Microphone: I) Microcontroller external interrupt 2 II) GPIO
225	SPDIF		Output 2~16MA, SR : ON/OFF	SPDIF output
Video Interface (18)				
189	DACVDDC		Power	3.3V power pin for VIDEO DAC circuitry
190	VREF		Analog	Bandgap reference voltage
191	FS		Analog	Full scale adjustment
192	YUV0	CIN	Output 4MA, SR	1) Video data output bit 0 2) Compensation capacitor
193	DACVSSC		Ground	Ground pin for VIDEO DAC circuitry
194	YUV1	Y	Output 4MA, SR	1) Video data output bit 1 2) Analog Y output
195	DACVDDB		Power	3.3V power pin for VIDEO DAC circuitry
196	YUV2	C	Output 4MA, SR	1) Video data output bit 2 2) Analog chroma output
197	DACVSSB		Ground	Ground pin for VIDEO DAC circuitry
198	YUV3	CVBS	Output 4MA, SR	1) Video data output bit 3 2) Analog composite output
199	DACVDDA		Power	3.3V power pin for VIDEO DAC circuitry
200	YUV4	Y/G	Output 4MA, SR	1) Video data output bit 4 2) Green or Y
201	DACVSSA		Ground	Ground pin for VIDEO DAC circuitry
202	YUV5	B/Cb/Pb	Output 4MA, SR	1) Video data output bit 5 2) Blue or CB

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
203	YUV6	R/Cr/Pr	Output 4MA, SR	1) Video data output bit 6 2) Red or CR
205	VSYN	V_ADIN1	Inout 4MA, SR SMT	1) Vertical sync input/output 2) While no External TV-encoder: I) Vertical sync for video-input II) Version AD input port 1 III) GPIO
206	YUV7	INT3# ASDATA5	Inout 4MA, SR SMT	1) Video data output bit 7 2) While no External TV-encoder: I) Microcontroller external interrupt 3 II) Audio serial data 5 part II : DSD data sub-woofer channel or Microphone output III) GPIO
207	HSYN	INT4# V_ADIN2	Inout 4MA, SR SMT	1) Horizontal sync input/output 2) While no External TV-encoder: I) Horizontal sync for video-input II) Microcontroller external interrupt 4 III) Version AD input port 2 IV) GPIO
MISC (8)				
44	NC			
45	NC			
110	PRST#		Input PU, SMT	Power on reset input, active low
109	ICE		Input PD, SMT	Microcontroller ICE mode enable
228	XTALO		Output	27M crystal out
229	XTALI		Input	27M crystal in
Dram Interface (63) (Sorted by position)				
188	NC			
187	NC			
186	NC			
185	NC			
184	NC			
183	NC			
181	NC			
180	NC			
179	DQM2		Inout Pull-Up	GPIO
178	DQM3		Inout Pull-Up	GPIO
177	RD24		Inout Non-pull	GPIO

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
176	RD25		Inout Non-pull	GPIO
174	RD26		Inout Non-pull	GPIO
172	NC			
171	NC			
170	RD29		Inout Non-pull	GPIO
169	RD30		Inout Pull-Up	GPIO
168	RD31		Inout Pull-Up	GPIO
166	RA4		Inout	DRAM address 4
165	RA5		Inout	DRAM address 5
164	RA6		Inout	DRAM address 6
162	RA7		Inout	DRAM address 7
160	RA8		Inout	DRAM address 8
159	RA9		Inout	DRAM address 9
158	RA11	GPIO	Inout Pull-Down	3) DRAM address bit 11 4) While using DRAM size <=4MB: I) GPIO
157	CKE		output	DRAM clock enable
156	RCLK		Inout	Dram clock
154	NC			
153	NC			
151	RA3		Inout	DRAM address 3
150	RA2		Inout	DRAM address 2
149	RA1		Inout	DRAM address 1
147	RA0		Inout	DRAM address 0
146	RA10		Inout	DRAM address 10
145	BA1		Inout	DRAM bank address 1
143	BA0		Inout	DRAM bank address 0
142	RCS#		output	DRAM chip select, active low
140	RAS#		output	DRAM row address strobe, active low
139	CAS#		output	DRAM column address strobe, active low
138	RWE#		output	DRAM Write enable, active low
137	DQM1		Inout	Data mask 1
136	DQS1		Inout Non-pull	GPIO
135	RD8		Inout	DRAM data 8
133	RD9		Inout	DRAM data 9
132	RD10		Inout	DRAM data 10
131	RD11		Inout	DRAM data 11
130	RD12		Inout	DRAM data 12
129	RD13		Inout	DRAM data 13
128	RD14		Inout	DRAM data 14

FOR SZ_MTK USE ONLY



Pin	Main	Alt.	Type	Description
126	RD15		Inout	DRAM data 15
125	RD0		Inout	DRAM data 0
124	RD1		Inout	DRAM data 1
123	RD2		Inout	DRAM data 2
121	RD3		Inout	DRAM data 3
120	RD4		Inout	DRAM data 4
118	RD5		Inout	DRAM data 5
117	RD6		Inout	DRAM data 6
115	RD7		Inout	DRAM data 7
114	DQS0		Inout Non-pull	GPIO
113	DQM0		Inout	Data mask 0
JTAG Interface(4)				
48	TDI	V_ADIN4	Inout	1) Serial interface port 3 data-out 2) Version AD input port 4 3) GPIO
49	TMS	V_ADIN5	Inout	1) Serial interface port 3 data-in 2) Version AD input port 5 3) GPIO
50	TCK	V_ADIN6	Inout	1) Serial interface port 3 clock pin 2) Version AD input port 6 3) GPIO
51	TDO	V_ADIN7	Inout	1) Serial interface port 3 chip-select 2) Version AD input port 7 3) GPIO

FOR SZ_MTK USE ONLY

Note:

1. The Main column is the main function, Alt. Means alternative function.
2. The multi-function GPIO pins are set to **green characters**.
3. The video input port and external TV encoder mode can not both use CCIR-601 mode, at least one of them should be in CCIR-656 mode.
4. Following is a summary of modified pins.
 - (a) Pin 44, 45, 153, 154, 171, 172, 175, 180, 181, 183, 184, 185, 186, 187, 188, 240, 242, 243, 250, 251 are NC pins.
 - (b) Pin 114, 136, 168, 169, 170, 174, 176, 177, 178, 179 will be used as GPIO only.
 - (c) Pin 48, 49, 50, 51 are no longer for JTAG functions.
 - (d) V_ADIN3 (pin 153) is not available.
 - (e) Pin 43 used as 1.8V ground pin for internal digital circuitry. Pin 46 used as 3.3V power pin for internal digital circuitry.

IR3Y29BM Pin Description

5. Description of Terminals (Vcc1=5.0V/Vcc2=7.5V These voltage are typical value.)				
Pin. No.	Term. Name	Voltage	Equivalent circuit	Description
1	TRAP	2.2V		This terminal is connected to the TRAP filter. Output impedance:1kΩ
2	CONTRAST	1.1V ~3.7V		The DC voltage applied to this terminal adjusts the contrast of the composite or Y/C video signal.
3	VIDEO IN	2.2V		Input the composite video signal to this terminal. (In case of using the Y/C video signal, input the luminance signal.)
4	IDENT FILTER	1.0V		This terminal is connected to the IDENT detection filter.
5	C IN	2.7V		In case of using the Y/C video signal, input the chrominance signal. In case of using the composite video signal, connect this terminal to the ground.

Term. No.	Term. Name	Voltage	Equivalent Circuit	Description
6	COLOR	1.8V ~4.1V		The DC voltage applied to this terminal adjusts the color gain.
7	BURST OUT	3.5V		In case of the PAL mode, this terminal is connected to the burst cleaning coil.
8	KILLER FILTER	1.7V		This terminal is connected to the KILLER detection filter.
9 10	R-Y B-Y	2.2V		Input the chrominance signal for the PAL demodulate circuit.
11	ACC FILTER	1.8V		This terminal is connected to the ACC detection filter.

Term. No.	Term. Name	voltage	Equivalent Circuit	Description
1 2	CHROMA OUT	2.7V		This terminal outputs the chrominance signal whose color gain has been adjusted and whose burst signal has been removed.
1 3	TINT	0V ~5V		The voltage applied to this terminal adjusts the tint. This terminal also switches between the NTSC mode and the PAL mode. In case of the PAL mode, connect this terminal to the ground.
1 4	VCO IN	4.2V		The input terminal of the VCO circuit.
1 5	APC FILTER	2.6V		This terminal is connected to the APC detection filter.
1 6	VCO OUT	2.2V		The output terminal of the VCO circuit.
1 7. 1 8	GND1. 2	0V		The terminals of GND1 and GND2 are not connected together. Be sure that these terminals should be connected with the same voltage.

Term. No.	Term. Name	Voltage	Equivalent Circuit	Description
2 0 2 2 2 5	R DC DET G DC DET B DC DET	2.3V		This terminal is connected to the capacitor that smooths and holds the DC voltage of the RGB outputs. Because of the high impedance, use low leakage current capacitor.
1 9 2 1 2 4	R OUT G OUT B OUT	$\frac{V_{cc1}}{2}$ ~2.5V		Output terminal of the RGB signals.
2 3	Vcc2			Connect to the power supply for the RGB outputs.
2 6	GAMMA 2	1.2V ~3.5V		The DC voltage applied to this terminal adjusts the $\gamma 2$ point. This terminal is pre-set inside the IC.
2 8	RGB AMPLITUDE ADJUST	1.2V ~3.5V		The DC voltage applied to this terminal adjusts the amplitude (BLK-BLK) of the RGB output signals and the dynamic range. This terminal is preset inside the IC.
2 7	GAMMA 0	1.2V ~3.5V		The DC voltage applied to this terminal adjusts $\gamma 0$ point. This terminal is preset inside the IC.
2 9	BRIGHT	0.7V ~2.6V		The DC voltage applied to this terminal adjusts the position of the gamma correction curve and the amplitude of the common voltage.

Term. No.	Term. Name	voltage	Equivalent Circuit	Description
3 0	SUB BRIGHT B	1.0V ~3.5V		<p>The DC voltage applied to these terminals adjust the brightness of the R and B signals finely by moving the gamma correction curve.</p> <p>These terminals are preset inside the IC.</p>
3 1	SUB BRIGHT R			
3 2	COMMON FRP			<p>Input the switching signal of the common output.</p>
3 3	FRP			<p>Input the inverting signal of the RGB outputs.</p> <p>"LOW": Inverting. "HI": Not inverting.</p>
3 4	SYNC IN			<p>Input the horizontal synchronizing pulse. (Active Low)</p> <p>In case of the PAL mode, inner flip-flop switches at the rising edge of the input pulse.</p>
3 5	SYNC OUT			<p>Outputs the composite synchronizing pulse separated by the SYNC-separation circuit. (Active High)</p> <p>The output is provided by an open collector circuit.</p>
3 6	SYNC SEP	2.0V		<p>The input terminal of the video signal for the SYNC-separation circuit.</p>

Term. No.	Term. Name	Voltage	Equivalent Circuit	Description
3 7	COMMON AMPLITUDE ADJUST	1.0V ~3.5V		<p>The DC voltage applied to this terminal adjusts the amplitude of the COM output.</p> <p>This terminal is preset inside the IC.</p>
3 8	COMMON OUT			<p>The output terminal of the COM signal.</p>
3 9	SN			<p>Input the video source selection signal. Give the "Low" level in case of the composite or Y/C input, and give the "High" level or open in case of the RGB inputs.</p>
4 0 4 1 4 2	B IN G IN R IN	2.2V		<p>The input terminal of the RGB signals.</p> <p>The signal is required to be AC coupled.</p>

Term. No.	Term. Name	Voltage	Equivalent Circuit	Description
4 3	V _{cc1}			Connect to the power supply.
4 4	F ADJ	1.3V		<p>The resistor between this terminal and the ground adjusts the frequency characteristic of the inner filters. The resistor of 18k ohms is recommended for the both mode.</p> <p>Resistance accuracy:±2% Temp. Stability:±200ppm/°C</p>
4 5	CLAMP	2.4V		<p>Connect the capacitor that clamps the pedestal level of the luminance signal.</p> <p>Because of the high impedance, use the low leakage current capacitor.</p>
4 6	AGC FILTER	2.9V		Connect the AGC detection filter for luminance signal.
4 7	AGC OUT	0.75V ~3.1V		<p>This terminal outputs the AGC detection voltage of the luminance signal.</p> <p>The output voltage increases with the increase of the AGC gain.</p>
4 8	PICTURE	1.6V ~3.6V		<p>The DC voltage applied to this terminal adjusts the frequency characteristic of the luminance signal.</p> <p>The outline is emphasized by reducing the voltage of this terminal.</p>

3. Pin assignment

pin No.	pin name	I/O	Remarks	pin No.	pin name	I/O	Remarks
1	ivsync	I	schimtt	33	ires1	I	pull_down
2	iviy	I	schimtt	34	itest	I	pull_up
3	ifrst	I	schimtt	35	itst1	I	AC/DC test
4	icsy	I	schimtt	36	ooe3	O	1mA
5	icomps	I	pull_up	37	ooe2	O	1mA
6	iclkc	I	pull_up	38	ooe1	O	1mA
7	iomclk	I/O	Bi dir.(3mA)	39	VSS		
8	opsi	O	1mA	40	ostv2	O	3_state(1mA)
9	opsc	O	1mA	41	ostv1	O	3_state(1mA)
10	opols	O	3mA	42	ocpv	O	3mA
11	opolc	O	3mA	43	HVDD		5.0V
12	oblk	O	1mA	44	iosci	I	xin (25Mhz)
13	onpo	O	1mA	45	oosco	O	xout(25Mhz)
14	iohsy	I/O	Bi dir.(3mA)	46	VSS		
15	iovsy	I/O	Bi dir(3mA).	47	opda	O	3_state(3mA)
16	HVDD		5.0V	48	osrst	O	1mA
17	imode1	I	pull_down	49	ocph1	O	3mA
18	imode2	I	pull_down	50	ocph2	O	3mA
19	imode3	I	pull_down	51	ocph3	O	3mA
20	ivpos1	I	pull_up	52	osth1	O	3_state(1mA)
21	ivpos2	I	pull_up	53	osth2	O	3_state(1mA)
22	VSS			54	oq2h	O	3mA
23	ihpos1	I	pull_up	55	LVDD		3.3V
24	ihpos2	I	pull_up	56	ooeh	O	3mA
25	iarea_sel	I	pull_up	57	ocpo	O	3mA
26	iiode	I	pull_up	58	VSS		
27	icpo_sel	I	pull_up	59	icpi	I	schmitter
28	icph_sel	I	pull_up	60	iq2h_sel	I	pull_up
29	iodd_sel	I	pull_up	61	ioeh_sel	I	pull_up
30	LVDD		3.3V	62	ilnr	I	pull_up
31	ires3	I	pull_down	63	iund	I	pull_up
32	ires2	I	pull_down	64	innp	I	pull_up

4. Pin Description

No.	Symbol	I/O	Description	Remark																																		
1	ivsync	I	vertical sync signal in composite sync mode (low active)																																			
2	iviy	I	vertical sync signal in separate sync mode(low active)																																			
3	ifrst	I	reset pin in ASIC 1) ifrst = "H" : Normal state 2) ifrst = "L" : Reset state																																			
4	icsy	I	select composite signal/horizontal signal 1) icomps = "H" : icsy is composite sync signal (high active) 2) icomps = "L" : icsy is horizontal sync signal(low active)																																			
5	icomps	I	select composite sync mode/separate sync mode 1) icomps = "H" : composite sync mode 2) icomps = "L" : separate sync mode	Note1)																																		
6	iclkc	I	select PLL mode/external clock mode 1) iclkc = "H" : PLL mode 2) iclkc = "L" : external clock mode	Note1)																																		
7	iomclk	I/O	input clock signal (external clock mode) 1) iclkc = "H" : This signal will be ground 2) iclkc = "L" : This signal will be external input terminal																																			
8	opsi	O	control decoder chip pin	Fig.9																																		
9	opsc	O	control Dimming for inverter	Fig.10																																		
10	opols	O	polarity alternating signal for video																																			
11	opolc	O	polarity alternating signal for Vcom																																			
12	oblk	O	blanking control pin 1) oblk ="H" : blanking display (black) 2) oblk ="L" : normal display	Fig.8																																		
13	onpo	O	auto detect pin for NTSC/PAL 1) onpo ="H" : NTSC 2) onpo ="L" : PAL	Note2)																																		
14	iohsy	I/O	input/output horizontal sync. signal (low active) 1) iclkc = "H" : This signal outputs horizontal sync. signal 2) iclkc = "L" : This signal will be external horizontal sync. Input.																																			
15	iovsy	I/O	input/output vertical sync. signal (low active) 1) iclkc = "H" : This signal outputs vertical sync. signal 2) iclkc = "L" : This signal will be external vertical sync. Input.																																			
16	HVDD	-	high voltage power (5.0 V or 3.3V)	Note3)																																		
17	imode1	I	select display mode (1440, 1200 mode only)	Note4)																																		
18	imode2	I																																				
19	imode3	I																																				
<table border="1"> <thead> <tr> <th>imode1</th> <th>imode2</th> <th>imode3</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>Full mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>Normal center mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>Normal wide mode</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>Zoom1 mode</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>Zoom2 mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>Normal left mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>Normal right mode</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>Zoom3 mode</td> </tr> </tbody> </table>					imode1	imode2	imode3	Description	L	L	L	Full mode	H	L	L	Normal center mode	L	H	L	Normal wide mode	H	H	L	Zoom1 mode	L	L	H	Zoom2 mode	H	L	H	Normal left mode	L	H	H	Normal right mode	H	H
imode1	imode2	imode3	Description																																			
L	L	L	Full mode																																			
H	L	L	Normal center mode																																			
L	H	L	Normal wide mode																																			
H	H	L	Zoom1 mode																																			
L	L	H	Zoom2 mode																																			
H	L	H	Normal left mode																																			
L	H	H	Normal right mode																																			
H	H	H	Zoom3 mode																																			

No.	Symbol	I/O	Description	Remark																																				
20	ivpos1	I	select vertical start line <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ivpos2</th> <th>ivpos1</th> <th>NTSC</th> <th>PAL</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>20</td> <td>26</td> </tr> <tr> <td>L</td> <td>H</td> <td>21</td> <td>28</td> </tr> <tr> <td>H</td> <td>L</td> <td>22</td> <td>30</td> </tr> <tr> <td>H</td> <td>H</td> <td>23</td> <td>31</td> </tr> </tbody> </table>	ivpos2	ivpos1	NTSC	PAL	L	L	20	26	L	H	21	28	H	L	22	30	H	H	23	31																	
ivpos2	ivpos1	NTSC		PAL																																				
L	L	20		26																																				
L	H	21		28																																				
H	L	22		30																																				
H	H	23	31																																					
21	ivpos2	I																																						
22	VSS	-	Ground																																					
23	ihpos1	I	select horizontal start point (iclkc = "L" only, ext clock mode) <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ihpos2</th> <th>ihpos1</th> <th>1440</th> <th>1200</th> <th>960</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>100</td> <td>85</td> <td>67</td> </tr> <tr> <td>L</td> <td>H</td> <td>101</td> <td>86</td> <td>68</td> </tr> <tr> <td>H</td> <td>L</td> <td>102</td> <td>87</td> <td>69</td> </tr> <tr> <td>H</td> <td>H</td> <td>103</td> <td>88</td> <td>70</td> </tr> </tbody> </table>	ihpos2	ihpos1	1440	1200	960	L	L	100	85	67	L	H	101	86	68	H	L	102	87	69	H	H	103	88	70	Note5)											
ihpos2	ihpos1	1440		1200	960																																			
L	L	100		85	67																																			
L	H	101		86	68																																			
H	L	102		87	69																																			
H	H	103	88	70																																				
24	ihpos2	I																																						
25	iarea_sel	I	select display range 1) iarea_sel = "H" : The display range is 50.01us (NTSC) 2) iarea_sel = "L" : The display range is 48.00us (NTSC)	Note1)																																				
26	iimode	I	select simultaneous mode/sequential mode 1) iimode = "H" : simultaneous mode (stripe arrangement) 2) iimode = "L" : sequential mode (delta arrangement)	Note1)																																				
27	icpo_sel	I	select horizontal position adjust (iclkc = "H" only) 1) icpo_sel = "H" : hor. Position adjustment is normal 2) icpo_sel = "L" : hor.position adjustment is more wide	Note1)																																				
28	icph_sel	I	select ocp1,2,3 phase (delta arrangement module only) 1) icph_sel = "H" : PVI's arrangement 2) icph_sel = "L" : another company's arrangement	Note1) Note6)																																				
29	iodd_sel	I	select falling edge of iovsy's position (NTSC, composite sync on) 1) iodd_sel = "H" : iovsy's phase difference is 1.5H (even field) 2) iodd_sel = "L" : iovsy's phase difference is 0.5H (even field)	Note1)																																				
30	LVDD	-	low voltage power (3.3V only)																																					
31	ires3	I	select resolution mode <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ires1</th> <th>ires2</th> <th>ires3</th> <th>resolution mode</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>1200 * 234</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>-</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>-</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>240 * 234</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>480 * 234</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>960 * 234</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>720 * 234</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>1440 * 234</td> </tr> </tbody> </table>	ires1	ires2	ires3	resolution mode	L	L	L	1200 * 234	H	L	L	-	L	H	L	-	H	H	L	240 * 234	L	L	H	480 * 234	H	L	H	960 * 234	L	H	H	720 * 234	H	H	H	1440 * 234	
ires1	ires2	ires3		resolution mode																																				
L	L	L		1200 * 234																																				
H	L	L		-																																				
L	H	L		-																																				
H	H	L	240 * 234																																					
L	L	H	480 * 234																																					
H	L	H	960 * 234																																					
L	H	H	720 * 234																																					
H	H	H	1440 * 234																																					
32	ires2	I																																						
33	ires1	I																																						
34	itest	I	select test mode 1) itest = "H" : normal mode 2) itest = "L" : test mode	Note1)																																				

No.	Symbol	I/O	Description	Remark
35	itst1	I	select AC/DC test 1) itst1 = "H" : AC/DC test mode 2) itst1 = "L" : normal mode	
36	ooe3	O	output enable control signal for gate driver	note7)
37	ooe2	O	ooe1,2,3 = "H" : gate output => Vee	
38	ooe1	O	1) ooe1 controls 1 4 7 10 --- 238 lines 2) ooe2 controls 2 5 8 11 --- 239 lines 3) ooe3 controls 3 6 9 12 --- 240 lines	
39	VSS	-	Ground	
40	ostv2	O	gate driver start pulse 1) iund = "H" : ostv2 is in high impedance state 2) iund = "L" : ostv2 is output pin of start pulse	note7)
41	ostv1	O	gate driver start pulse 1) iund = "H" : ostv1 is output pin of start pulse 2) iund = "L" : ostv1 is in high impedance state	note7)
42	ocpv	O	gate driver shift clock	
43	HVDD	-	high voltage power (5.0 V or 3.3V)	Note3)
44	iosci	I	input for clock oscillator circuit	
45	oosco	O	output for clock oscillator circuit	
46	VSS	-	Ground	
47	opda	O	output for phase comparative signal for PLL circuit	
48	osrst	O	reset source driver IC (active high)	
49	ocph1	O	source driver shift clock #1	
50	ocph2	O	source driver shift clock #2 1) iimode = "H" : ocph2 is always high signal (stripe arrangement) 2) iimode = "L" : ocph2 is shift clock (delta arrangement)	
51	ocph3	O	source driver shift clock #3 1) iimode = "H" : ocph3 is always low signal (stripe arrangement) 2) iimode = "L" : ocph3 is shift clock (delta arrangement)	
52	osth1	O	source driver start pulse 1) ilnr = "H" : osth1 is output pin of start pulse 2) ilnr = "L" : osth1 is in high impedance state	Note8)
53	osth2	O	source driver start pulse 1) ilnr = "H" : osth2 is in high impedance state 2) ilnr = "L" : osth2 is output pin of start pulse	Note8)
54	oq2h	O	pin of RGB output data order on no rotation mode 1) iimode = "H" : no use (low) 2) iimode = "L" : use (delta arrangement)	
55	LVDD	-	low voltage power (3.3V only)	
56	ooeh	O	output enable control signal for source driver 1) ioeh_sel = "H" : ooeh is active low 2) ioeh_sel = "L" : ooeh is active high	
57	ocpo	O	output for horizontal position adjustment	
58	VSS	-	Ground	
59	icpi	I	input for horizontal position adjustment	

No.	Symbol	I/O	Description	Remark
60	iq2h_sel	I	select oq2h phase (delta arrangement only) 1) iq2h_sel = "H" : PVI's arrangement 2) iq2h_sel = "L" : another company's arrangement	Note1) note6)
61	ioeh_sel	I	select perioty of ooeH 1) ioeh_sel = "H" : ooeH is active low 2) ioeh_sel = "L" : ooeH is active high	Note1)
62	ilnr	I	select left/right direction 1) ilnr = "H" : normal scan 2) ilnr = "L" : reverse scan	Note1) Note8)
63	iund	I	select up/down direction 1) iund = "H" : normal scan 2) iund = "L" : reverse scan	Note1) Note7)
64	innp	I	select NTSC/PAL 1) ilnr = "H" : normal scan 2) ilnr = "L" : reverse scan	Note1)

Note1) Those pins are Normally pull-up

Note2) If use auto detection, this pin must connect innp

Note3) If you want to use 5V's I/O signal, It must connect 5V's Voltage, otherwise, if you want to use 3.3V's I/O signal, it must connect 3.3V's voltage

Note4) Those pins are Normally pull-down

Note5) This count means No.of input clock from the falling edge of iohsy

Note6) If you use another company's TFT LCD module, please contact PVI.

Note7) iund controls up/down direction

1) iund = "H" : ostv1 → G1(ooe1) → G2(ooe2) → G3(ooe3) → G4(ooe1) → G5(ooe1) → --- → G238(ooe1) → G239(ooe2) → G240(ooe3) → ostv2

2) iund = "L" : ostv1 ← G1(ooe1) ← G2(ooe2) ← G3(ooe3) ← G4(ooe1) ← G5(ooe1) ← --- ← G238(ooe1) ← G239(ooe2) ← G240(ooe3) ← ostv2

Note8) ilnr controls left/right direction

1) ilnr = "H" : osth1 → ----- → osth2

2) ilnr = "L" : osth1 ← ----- ← osth2

6. Service Tools and Equipment

6.1 Service Tools and Equipment Table

Application	Name
General	DVD Testing Disc
	General Tools (screwdriver etc.)
Confirm	CD Testing Disc
	VCD Testing Disc
Adjust	Oscilloscope
	Probes
	AV Cables
	TV Monitor
Grounding for electrostatic breakdown	Searing-iron
	Antistatic wrist strap
	Conductive material (steel sheet)

6.2 Storing and Handling Test Discs

It is important for a DVD testing disc keeping its surface precise. Please care for storing and using it.

1. Do not place the disc on worktable directly after using.
2. Do not store discs in places subject to direct sunlight or near heat sources.

3. Do not place the disc on a glass surface. It may damage the disc. If this happened, please use a new testing disc adjust DVD player precision.

6.3 Notes

PLEASE READ ALL NOTES GIVEN IN THIS MANUAL.

■ Locate

- Place the unit on a firm, flat surface.
- Do not place in a high temperature (upwards of 35°C) or high wet (upwards of 90 percent) area.
- Do not place in an area with a lot of dust.
- Keep away from direct sunlight & domestic heating equipment.

■ Do not fall any objects into the unit.

- Care should be taken so that liquids are not spilled into the unit openings. Such situations could result in fire or electrical shock.
- Keep the DVD video player away from any magnetic articles such as speaker etc.

■ Superposition

- Please place the DVD player horizontally. Do not place a heavy object (amplifier, receiver) on it. The object may fall, causing serious

personal injury or death.

This unit should be situated away from heat source, such as amplifiers, radiators, stoves or any other units producing heat.

Condensation

Lens could be moistening in these cases.

Turn on heater shortly,

In a very wet room,

Move the player from a cold environment to a heat environment quickly.

Being moisture inside the play could operate normally. Please turn on power and wait about an hour for drying the moisture.